Rockpool

About Rockpool

The basics

Installing Rockpool and contributing
A simple introduction to spiking neurons
Introduction to Rockpool
👋 Hello MNIST with Rockpool
Working with time series data
Standard modules
🐡 The sharp points of Rockpool 🐚

In depth

🛠 Low-level Module API
⏱ High-level TimedModule API
[𝝺] Low-level functional API
🏃🏽‍♀️ Training a Rockpool network with Jax
👩🏽‍🔬 Advanced Jax training topics
🔥 Building Rockpool modules with Torch
👩🏼‍🚒 Training a Rockpool network with Torch
How To: Configure and perform constrained optimization in Rockpool

Tutorials

∇ Gradient descent training of a rate-based recurrent network
⚡️ Training a spiking network with Jax
⚡️ Training a spiking network with Torch
🐰 Easter with Rockpool 🥚
👹 Adversarial training
🔊 Training an audio classification task using Torch 🔥
WaveSense: Training a Spiking Neural Network with Temporal Convolutions
The SynNet architecture

Xylo™ inference processors

🐝 Overview of the Xylo™ family
🐝⚡️ Quick-start with Xylo SNN core
Training a spiking network to deploy to the Xylo digital SNN

Xylo™Audio 2

🐝🎵 Introduction to Xylo™Audio
Using the analog frontend model

Xylo™Audio 3

🐝⚡️ Quick start with Xylo™Audio 3
Operation types of XyloAudio 3
Using AFESim as an audio transform
Using XyloSamna and XyloMonitor to deploy a model on XyloAudio 3 HDK

Xylo™IMU

🐝💨 Introduction to Xylo™IMU
∿ The Xylo™IMU preprocessing interface
🧑‍🏫 Specifying IMU preprocessing parameters

DYNAP-SE2 mixed-signal processor

Overview of Dynap-SE2
Quick Start with Dynap-SE2
DynapSim Neuron Model
Training a spiking network to deploy to Dynap-SE2

Advanced topics

Computational graphs in Rockpool
Graph mapping
🧠 ⇌ 💾 Import / export between toolchains with NIR
Rockpool Parameter handling
Typehints in Rockpool
Performance benchmarks for LIF layers in Rockpool
Full API summary for Rockpool
Change log

Developer documentation

UML diagrams for Rockpool
Using the backend management system
Dynap-SE2 developer notes
Notes for developers

Rockpool

Full API summary for Rockpool
rockpool
rockpool.devices
rockpool.devices.xylo
rockpool.devices.xylo.syns65302
rockpool.devices.xylo.syns65302.ram
View page source

rockpool.devices.xylo.syns65302.ram

Defines RAM banks for Xylo™Audio 3 SYNS65302

Previous Next

© Copyright 2019–2024, SynSense.

Built with Sphinx using a theme provided by Read the Docs.